

(19)



JAPANESE PATENT OFFICE

R3 Q/E

PATENT ABSTRACTS OF JAPAN

(11) Publication number: **2001023376 A**

(43) Date of publication of application: 26.01.01

(51) Int. Cl. **G11C 11/419**
G11C 16/06
H01L 29/786
// H03K 5/02

(21) Application number: **2000144792**
(22) Date of filing: **17.05.00**
(30) Priority: **21.05.99 US 99 316753**

(71) Applicant: **INTERNATL BUSINESS MACH
CORP <IBM>**
(72) Inventor: **KODALI VISWESWARA RAO**
MICHAEL JUJIEOKU LEE
SALIM AHMAD SHEAR

(54) **CIRCUIT USING SOI TRANSISTOR AND METHOD
FOR REDUCING RESPONSE TIME OF SOI
TRANSISTOR**

(57) Abstract:

PROBLEM TO BE SOLVED: To improve a response time of amplifier using especially SOI in circuit constitution including a circuit element using SOI.

SOLUTION: Main bodies J1, J2 of differential input sense transistors N1, N2 using SOI technique are connected to respective gates of differential data input BL, BL-B, and pre-charge transistors P1, P2. Thereby, transistor turn-on-voltage of the differential input sense transistors N1, N2 can be predicted, and response speed is increased.

COPYRIGHT: (C)2001,JPO



